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Abstract 
We show that poly-SiGe can be readily integrated as a gate 
material into an existing CMOS technology to achieve 
significant increase in the transistor performance. In order to 
preserve the standard salicidation scheme, a buffer poly-Si 
layer is introduced in the gate stack. PMOST channel profiles 
are optimized to account for the change of the gate 
workfunction. High-performance CMOS 0.18pm devices are 
manufactured using p- and n-type poly-Si/Sio,8Geo.z gates. 
Introduction 
With MOS transistors scaled down to deep submicron 
dimensions, short-channel effects and subthreshold leakage 
are becoming more difficult to control. The current drivability 
(lo”) can be improved by changing the channel profile to 
super-steep retrograde (SSR). This cannot solve, however, the 
problem of high subthreshold currents (Z&) due to low 
threshold voltage. An alternative approach is based on 
changing the gate workfunction. With modifying the gate-to- 
semiconductor workfunction difference A @ ? ,  one can change 
the channel doping while retaining the same VT. We have 
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recently reported [l] the use of poly-SiGe as a gate material 
where the A@Ms for PMOSTs was tailored by the change in 
Ge mole fraction. Process compatibility with existing Si 
technology has been shown and significant improvements of 
deep-submicron PMOST performance have been observed. 
We present here for the first time the results of the integration 
of such gates into a full 0.18pm CMOS processing flow. 
PMOST channel profiles have been numerically optimized 
for these “mid-gap” gates. “Stacked” two-layer gate structures 
were used: bottom poly-SiGe to control the gate workfunction 
and top poly-Si to employ a standard salicidation scheme. 
Excellent device parameters were obtained. 
Process and device simulations 
Figure 1 summarizes the impact of the Ge mole fraction 
change in the p-type poly-SiGe gate on the gate- 
semiconductor workfunction difference A% based on the 
data available from literature [2,4,6] and our experiments 
There is only a negligible change for n-type poly-SiGe. 
On the basis of process and device simulations calibrated to 
results in [l] we have performed an optimization analysis of 
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Figure 2 The results of the optimization analysis for the SSR 
well profile combined with poly-(Si,Ge) gate for 0.18pm 
PMOST. Dose and energy of SSR implant were optimized for 
the maximum ID<a‘ for two criteria; constant VT=0.3V (squares) 
or constant Zof-20pA/p (circles). The star symbol represents 
the actual measured value. 
Figure 1 Summary of the p-type poly-SiGe gate to n-QPe 
dependence on the 
is 
semiconductor workhnction difference 
Ge mole &action. In the present work the change in the 
measured by the extrapolation of the flatband voltage to Zox=O [2]. 
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the SSR dose and energy matrix to obtain the highest current 
drive for a given VT or Zof(see figure 2) for different Ge mole 
fractions for a 0.18pm PMOS device. A strong increase in the 
I,,, as compared to standard poly-Si gates is predicted for the 
same Iof (up to 35% increase for 55%Ge). It is clear from the 
analysis that a significant improvement of the CMOS 
performance can be achieved, without any sacrifices for 
short-channel nor “off-state’’ behavior of the devices, by 
careh1 tuning of the gate workfunction and channel profile 
combination. 
CMOS integration 
A full integration of the poly-SiGe gates into the CMOS flow 
requires salicidation to reduce the gate and sourceldrain 
parasitic resistances and to ensure a good ohmic contact, if n- 
and p-type gates are used for NMOS and PMOS transistors 
respectively. It is known, however, that the reaction of Ti 
with poly-SiGe drastically differs fiom that of Ti with poly-Si 
[3]. To elevate this problem we use a “stacked-gate” 
structure consisting of two layers: bottom poly-SiGe to 
control dom and top poly-Si to retain the standard 
salicidation scheme. 
Apart from the gate formation trajectory, all other processing 
steps of the full 0.18p1-1 CMOS flow have been reproduced 
featuring 4.5nm-thick gate oxide (determined from C-V 
measurements), e-beam gate lithography, HDD sourceldrain 
low-energy implantations, Ti salicidation, planarization and a 
single metal level. In figure 3 we present the cross-section of 
the active part of a completed 0.18,m device, with the gate 
consisting of the 50nm bottom po1y-Si0.7Ge0.3 layer and 
lOOnm poly-Si on top (as deposited). The use of stacked 
structures does not amount to any additional complications 
concerning etching or sidewall re-oxidation. The use of a 
buffer poly-Si layer creates, however, another issue addressed 
in the next two figures: during the post-gate-processing, Ge 
atoms from the bottom layer diffuse upwards into the poly-Si 
thus reducing the Ge content in the bottom layer (figure 4). 
The final Ge mole fiaction determines A @ !  and should be 
monitored. Once measured for a given thermal budget, it can 
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Figure 4 SIMS profiles of Ge diffusion from the bottom 
poly-SiGe (50nm, 27% Ge as deposited) layer into the top 
poly-Si (90nm) layer during processing. Values are normalized 
to the Rutherford back-scattering measurements. A linear scale 
is used for the vertical axis. 
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Figure 5 A reduction in the Ge mole fraction in the bottom 
layer of the stacked gates with an increase in a thermal budget. 
Figure 3 TEM cross-section view of the completed stacked 
0.18pm gate with bottom 50nm poly-Sio ,Geo layer and top lOOnm 
poly-Si layer. 
Figure 6 SEM top view of a 0.1 lpm poly-Si/SiGe gate and 
source/drain regions after self-aligned Ti silicidation. 1 OOnm-thick 
oxide spacers are used to separate the regions. 
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Figure 7 Typical IDS -VDS characteristics of NMOS and PMOS 
transistors with Ldmn = 0 . 1 8 ~  with poly-Si/Sio &eo 2 gates. Open 
symbols for PMOST data are the results of numerical simulations. 
Figure 8 Typical subthreshold characteristics of 
NMOS and PMOS transistors with poly-Si/ Sio sGeo 
gates. L~~~ =o. 1 gPm. 
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Figure 9 Saturation VT (VDs-l.8V) (a) and DIBL (b) for NMOS and 
PMOS transistors with poly-Si/Sio,sGeo,z gates. Solid lines for PMOST 
data are the results of numerical simulations assuming A& = 0.14eV. 
be used in the consequent device designs (figure 5). Ge up- 
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Figure 10 Current drive against leakage currents 
for NMOS devices with poly-Si/Sio.sGeo.2 gates 
compared to the standard poly-Si gated transistors 
values. The CMOS processing with poly-Si/SiGe 
gates shows as good ZO,ZOn ratios as in the standard 
technology. 
diffusion into the top layer to -3%) does not depletion after full processing as deduced from the C-V 
influence the salicidation process: figure 6 shows the SEM measurements). 
micrograph of the results of Ti salicidation of a 0.1 l p n  gate. Typical I-v CUVeS of the transistors with pOly-S~Sio,8Geo,z 
The sheet resistances after salicidation of the gate and gates with L ~ , ~ ~  = 0 . 1 8 ~  are presented in figures 7 and 8. 
source/drain are 15*4 (6.6 and 14*6 (4*5 sub-V, region excellent voltage swing values of SOmV/dec 
measured on 0.3pm-wide structures). low level of "off'-state leakage currents (SOpNpn and 
Electrical results 5pAlpsn respectively). The maximum saturation currents for 
We present here the results obtained with the poly- these devices are 240pA/pm (PMOST) and 455 pNpn 
Si/Sio.~Ge0.2 gates With Ge mole fraction confirmed from the (NMOST). High VT (0.42) and small AL (-lOnm for NMOST 
RBs measurements after full Processing. The diffusion and and 30nm for PMOSTs) are responsible for somewhat lower 
electrical activation of the dopants in p-type poly-SiGe is values of IDTI for NMOST. At the same time, NMOST IoJZOf 
superior to the standard POlY-Si gates [11, resulting in better ratios are on the level of the best values reported [5] (see 
gate activation and minimal de-activation (less than 10% gate 
n/o> for NMOS (PMOS) transistors (as (PMOST) and 78mV/dec (NMOST) are obtained insuring a 
IEDM 97-831 
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Figure 11 Current drive against leakage currents for PMOS 
devices with poly-Si/Sio,8Geo,p gates compared to the standard 
poly-Si gate transistors and the previously reported values for 
PMOS-only processing with poly-Sio.,Geo 3 gates. Both variants 
with poly-SiGe gates compare favorably to [5].  
figures 10 and 11). A careful channel profile engineering 
(SSR well profile, localized pocket implants around 
source/drain) insures that the short channel effects are well- 
controlled (figure 9) down to Lefl=0.12p. In figure 10 the 
current drive (Ion) of the NMOST is plotted for standard (poly- 
Si gates) and new (p~ly-Si /S i~ .~Ge~.~  gates) technologies 
showing, as expected, the same behavior. On the other hand, 
there is a -15% improvement in PMOST performance (figure 
11). Numerical simulations are in excellent agreement with 
the experimental results (see figures 2, 7 and 9). Our PMOS 
devices also compare favorably to those reported in [5 ] .  
The results of the hot-carrier degradation of the transistor 
performance with poly-Si/S&.8Geo,z gates are presented in 
figure 12. Here, a maximum substrate current condition was 
used for NMOS transistors and VGs 1/2(VDs) for PMOSTs, 
both being the worst stress conditions for respective device. 
For a supply voltage of 1.8V, the device lifetime is well 
beyond the 10-year limit that is conventionally used to 
characterize the long-term reliability of the process. 
To demonstrate the capability of the manufactured devices to 
be integrated in to a CMOS circuit we show in figure 13 a 
typical waveform of the 5 1 -stage unloaded CMOS inverter. 
Conclusions 
We have shown that poly-SiGe can be readily integrated as a 
gate material into an existing CMOS processing flow. The 
change in the Ge mole fiaction controls the change in the 
gate-semiconductor workfunction difference which, coupled 
to a channel profile tuning, can result in a significant 
improvement of the PMOST performance. High-performance 
CMOS 0 . 1 8 p  devices have been manufactured using p- and 
n-type p ~ l y - S i / S i ~ . ~ G e ~ . ~  stacked gates. 
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